

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL
(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 042390.P8517

Total Pages 3

First Named Inventor or Application Identifier Opher Kahn

Express Mail Label No. EL143554720US

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, D. C. 20231

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. X Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. X Specification (Total Pages 19+cover sheet)
(preferred arrangement set forth below)
 - Descriptive Title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claims
 - Abstract of the Disclosure
3. X Drawings(s) (35 USC 113) (Total Sheets 3)
4. X Oath or Declaration (Total Pages 5)(unsigned)
 - a. Newly Executed (Original or Copy)
 - b. Copy from a Prior Application (37 CFR 1.63(d))
(for Continuation/Divisional with Box 17 completed) (**Note Box 5 below**)
 - i. DELETIONS OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. Microfiche Computer Program (Appendix)

7. _____ Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
a. _____ Computer Readable Copy
b. _____ Paper Copy (identical to computer copy)
c. _____ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. _____ Assignment Papers (cover sheet & documents(s))
9. _____ a. 37 CFR 3.73(b) Statement (where there is an assignee)
_____ b. Power of Attorney
10. _____ English Translation Document (if applicable)
11. _____ a. Information Disclosure Statement (IDS)/PTO-1449
_____ b. Copies of IDS Citations
12. _____ Preliminary Amendment
13. X _____ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. _____ a. Small Entity Statement(s)
_____ b. Statement filed in prior application, Status still proper and desired
15. _____ Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. X _____ Other: Express Mail Certification and Attorney Signature page.

17. **If a CONTINUING APPLICATION**, check appropriate box and supply the requisite information:

_____ Continuation _____ Divisional _____ Continuation-in-part (CIP)
of prior application No: _____

18. **Correspondence Address**

_____ Customer Number or Bar Code Label _____
(Insert Customer No. or Attach Bar Code Label here)
or

X _____ Correspondence Address Below

NAME Jeffrey S. Draeger
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

ADDRESS 12400 Wilshire Boulevard
Seventh Floor

CITY Los Angeles STATE California ZIP CODE 90025-1026

Country U.S.A. TELEPHONE (408) 720-8598 FAX (408) 720-9397

12/01/97

- 2 -


PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Date: 2/14/2000

By 
Jeffrey S. Draeger
Reg. No. 41,000

12400 Wilshire Blvd.
Seventh Floor
Los Angeles, CA 90025-1026
(408) 720-8598


"Express Mail" mailing label number: EL143554720US

Date of Deposit: February 14, 2000

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231

Richard Pask

(Typed or printed name of person mailing paper or fee)


(Signature of person mailing paper or fee)

2/14/00
(Date signed)

Serial/Patent No.: ***** Filing/Issue Date: Herewith
Client: Intel Corporation
Title: A METHOD AND APPARATUS FOR RESUMING OPERATIONS FROM A LOW LATENCY WAKE-UP LOW POWER STATE
BSTZ File No.: 042390.P8517 Atty/Secty Initials: EHT/ISD/rap
Date Mailed: 2/14/00 Docket Due Date: *****

The following has been received in the U.S. Patent & Trademark Office on the date stamped hereon:

- | | | |
|--|--|--|
| <input type="checkbox"/> Amendment/Response (____ pgs.) | <input checked="" type="checkbox"/> Express Mail No.: <u>EL143554720US</u> | <input checked="" type="checkbox"/> Check No. <u>33680</u> |
| <input type="checkbox"/> Appeal Brief (____ pgs.) (in triplicate) | <input type="checkbox"/> _____ Month(s) Extension of Time | Amt: <u>\$780.00</u> |
| <input checked="" type="checkbox"/> Application - Utility (<u>19</u> pgs., with cover and abstract) | <input checked="" type="checkbox"/> Information Disclosure Statement & PTO-1449 (<u>3</u> pgs.) | <input type="checkbox"/> Check No. _____ |
| <input type="checkbox"/> Application - Rule 1.53(b) Continuation (____ pgs.) | <input type="checkbox"/> Issue Fee Transmittal | Amt: _____ |
| <input type="checkbox"/> Application - Rule 1.53(b) Divisional (____ pgs.) | <input type="checkbox"/> Notice of Appeal | |
| <input type="checkbox"/> Application - Rule 1.53(b) CIP (____ pgs.) | <input type="checkbox"/> Petition for Extension of Time | |
| <input type="checkbox"/> Application - Rule 1.53(d) CPA Transmittal (____ pgs.) | <input type="checkbox"/> Petition for _____ | |
| <input type="checkbox"/> Application - Design (____ pgs.) | <input checked="" type="checkbox"/> Postcard | |
| <input type="checkbox"/> Application - PCT (____ pgs.) | <input type="checkbox"/> Power of Attorney (____ pgs.) | |
| <input type="checkbox"/> Application - Provisional (____ pgs.) | <input type="checkbox"/> Preliminary Amendment (____ pgs.) | |
| <input type="checkbox"/> Assignment and Cover Sheet | <input type="checkbox"/> Reply Brief (____ pgs.) | |
| <input checked="" type="checkbox"/> Certificate of Mailing | <input type="checkbox"/> Response to Notice of Missing Parts | |
| <input checked="" type="checkbox"/> Declaration & POA (<u>5</u> pgs.) (unsigned) | <input type="checkbox"/> Small Entity Declaration for Indep. Inventor/Small Business | |
| <input type="checkbox"/> Disclosure Docs & Orig & Copy of Inventions Signed Later (____ pgs.) | <input checked="" type="checkbox"/> Transmittal Letter, in duplicate (<u>3</u> pgs) | |
| <input checked="" type="checkbox"/> Drawings: <u>3</u> # of sheets includes <u>3</u> figures | <input checked="" type="checkbox"/> Fee Transmittal, in duplicate (<u>2</u> pgs) | |

☐ Other: _____

UNITED STATES UTILITY PATENT APPLICATION

FOR

A METHOD AND APPARATUS FOR RESUMING OPERATIONS FROM A LOW
LATENCY WAKE-UP LOW POWER STATE

Inventors:

Opher Kahn
Doron Orenstein

42390.P8517

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN

12400 Wilshire Boulevard, Seventh Floor
Los Angeles, California 90025-1026
(408) 720-8598

EXPRESS MAIL CERTIFICATE OF MAILING

"Express Mail" mailing label number EL143554720US

Date of Deposit February 14, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Richard Pask

(Typed or printed name of person mailing paper or fee)

Richard Pask 2/14/00

(Signature of person mailing paper or fee)

A METHOD AND APPARATUS FOR RESUMING OPERATIONS FROM A LOW LATENCY WAKE-UP LOW POWER STATE

5 BACKGROUND

1. Field

The present disclosure pertains to the field of power management for a processing system and particularly to resuming operations upon exiting a low power state.

10 2. Description of Related Art

Power management is an increasingly important feature in systems such as computer systems. However, users are generally less interested in power conservation features that significantly impact the response time and performance of their systems.

15 Thus, implementing low power states with low latency resumption is desirable.

The Advanced Configuration and Power Interface (ACPI) Specification 1.0b (Revision 1.0b of this open industry specification is available at <http://www.teleport.com/~acpi/>) provides a uniform set of definitions, power management states, and the like for implementing power conservation features in a computing system.

20 The ACPI Specification defines the S1 power state as a low latency power state in which all system context is maintained (see § 9.1.1).

A typical system arrangement asserts the STPCLK# pin and waits for the processor to enter the stop grant state. At this point, the system may or may not shut down clocks to

the processor and/or to external buses or other circuitry. Prior art systems place system memory into a self-refresh or a suspend-refresh state. Refresh is maintained by the memory itself or through some other reference clock that is not stopped during the sleeping (S1) state.

5 One example of a memory architecture is the Rambus™ memory architecture available from Rambus Corporation of Mountain View, California. Some Rambus™ parts offer various power conservation modes (see “Direct Rambus™ Memory for Mobile PCs” also available from Rambus Corporation). Active, nap, standby, and PwrDown (powerdown) modes are available. A Rambus™ Dynamic Random Access Memory
10 (RDRAM) automatically transitions to standby mode at the end of a transaction. When a memory transaction request is sent out to the memory array, the appropriate RDRAM device exits standby and services the request.

Power consumption may be further reduced by placing RDRAMs in a nap mode or a powerdown mode. Nap and powerdown modes may be entered by sending commands to
15 the memory. From both the nap mode and the powerdown mode, a resynchronization time is required by the RDRAM for memory system’s delay locked loop to synchronize the RDRAM interface to the channel clock.

Unfortunately, these memory power conservation states do not directly map into power conservation states enumerated by the ACPI Specification. The system designer is
20 left to determine which states to use at what time, and how to enter and exit such states. Particularly puzzling is how to perform re-initialization in such a memory architecture when exiting low latency states such as the ACPI S1 state where nap or powerdown memory power conservation modes are likely to be used.

When exiting nap and powerdown states, the memory requires clock re-initialization. Exiting the ACPI S1 state, however, typically results in returning directly to operating system code (in the memory subsystem) after deassertion of the STPCLK# interrupt. Accordingly, it may not be possible to execute low level software such as BIOS software in response to a transitions out of the S1 state. Consequently, the memory subsystem may not be sufficiently re-initialized to allow memory accesses to commence.

5

42390.P8517

Brief Description of the Figures

The present invention is illustrated by way of example and not limitation in the

5 figures of the accompanying drawings.

Figure 1 illustrates one embodiment of a system utilizing presently disclosed techniques.

Figure 2 is a flow diagram for operations of one embodiment of the system of Figure 1.

10 Figure 3 illustrates additional details of initialization operations performed by one embodiment.

Detailed Description

The following description provides a method and apparatus for resuming
5 operations from a low latency wake-up low power state. In the following description,
numerous specific details such as memory types, signal names and logic
partitioning/integration choices are set forth in order to provide a more thorough
understanding of the present invention. It will be appreciated, however, by one skilled in
the art that the invention may be practiced without such specific details. In other
10 instances, control structures and gate level circuits have not been shown in detail in order
not to obscure the invention. Those of ordinary skill in the art, with the included
descriptions, will be able to implement appropriate logic circuits without undue
experimentation.

Some embodiments advantageously allow initialization sequences to be
15 performed in conjunction with exiting low latency low power states. This initialization
may be important to ensure proper operation of memory subsystems that have complex
initialization requirements. Some embodiments perform such initialization using
hardware to avoid any reliance on the memory subsystem as the memory subsystem may
not yet be operational. Likewise, some embodiments perform the initialization operations
20 in a manner transparent to the operating system and/or to the central processor.

Figure 1 illustrates one embodiment of a system utilizing presently disclosed
techniques. The system of Figure 1 includes a memory interface 110 and a hub interface
102 which are coupled to a processor 140 and a graphics engine 150. As indicated by a

dashed box 120, the processor 140, the memory interface 110, the hub interface 102 and the graphics engine 150 may be integrated into a single component. Also within the component is a clock and power unit 106 which may control global clocking a power supply for the memory interface 110 , the processor 140, and the graphics engine 150.

5 The memory interface 110 is also coupled to a memory subsystem 160. The memory subsystem 160, when the system is operational, contains an operating system 170. The hub interface 102 is coupled to an I/O control hub (ICH) 180. The ICH 180 is coupled to generate a stop clock signal (STPCLK#) on a signal line 186 for the processor 140. The ICH 180 is also coupled to a secondary bus 185 which has coupled thereto a memory
10 device 190 storing BIOS routines.

The embodiment of Figure 1 utilizes logic in both the ICH 180 and the memory interface 110 to exit from a low latency low power state and to appropriately initialize a memory subsystem 160 so that execution may be resumed. Accordingly, the memory subsystem 160, the operating system 170 and the processor 140 need not be involved.

15 The operation of one embodiment of the system illustrated in Figure 1 is illustrated in the flow diagram of Figure 2. In block 200, low power state entry conditions are detected. Detecting conditions such as inactivity or low battery power which warrant the entry into a low power state may be performed by hardware, software, or combination of both. Known or otherwise available techniques may be used to do so.
20 Additionally, a user request such as a shutdown command, a special power button, a hot key, or keyboard or lid closure may trigger low power state entry. Once it is determined that a low power state should be entered, the system also typically selects which of a set of low power states to enter. For example, the ACPI specification describes low power

system states S1-S5. In this case, a low latency, low power state such as the ACPI S1 state is selected. A low latency, low power state maintains system context and allows a relatively rapid resumption of system execution. As such, complete re-initialization of components such as the memory subsystem 160 may not be feasible or desirable in a low latency, low power state.

Next, in block 205, memory control logic 135 places the memory subsystem 160 in a self-refresh mode. Since complete re-initialization may not be performed upon resumption from the low latency, low power state, the hardware maintains at least some of the configuration information determined at boot time as indicated in block 210. To maintain this information (typically stored in registers within the memory interface 110), power is maintained to the memory interface during the low latency, low power state. Additionally, as indicated in block 212, a bit may be set indicating which low power mode is being entered. The BIOS may indicate the power state by writing a value stored in the memory interface 110. In other embodiments, such a value may be set using other software or hardware techniques and may be located elsewhere, such as in the ICH 180. Additionally, the bit may be set in a different order with respect to other low power state entry operations so long as the bit is set before the low power state is actually entered.

The global clock and power unit 106 shuts down clocks in an appropriate order to prevent malfunctions. For example, global S1 state logic 108 may control gating of the clock to the CPU and/or the memory interface or other components. Glitches or other malfunctions may be avoided by gating clocks to, for example, the memory interface when a phase locked loop for the component is shut down. Additionally, prior to entry into the low power state, S1 messaging logic 184 may generate a message for the memory

interface 110 to indicate that the memory interface 110 should flush any write buffers. This may alternatively be performed in conjunction with placing the memory in a self-refresh state (block 205), and may be sequenced differently in different embodiments. The memory interface 110 may then return a message via messaging logic 125 to the ICH 180 to indicate these operations are complete and that actual entry into the low latency low power state may now occur.

As indicated in block 215, the low latency, low power state is then entered. Again, the ACPI S1 state is one example of an appropriate low latency, low power state. The system remains in the low latency, low power state until a wake-up event occurs as indicated in block 220. At this point, S1 exit detect logic 182 detects the low power state exit event which occurs as indicated in block 225. In response, S1 messaging logic 184 sends a message (e.g., S1 exit) via a bus 181 (e.g., a hub link bus) to the memory interface 110 as indicated in block 227.

S1 messaging logic 125 in the hub interface 102 receives and decodes the hub link S1 state exit message from the ICH 180 and responsively enables memory resume logic 130. The memory resume logic 130 sequences through a series of initialization commands to reinitialize the memory subsystem 160 as indicated in block 230. The memory control logic 135 may have a predefined set of instructions that it typically receives from software such as the BIOS. The memory resume logic 130 may sequence through an internally generated series of such commands in order to perform the proper initialization operations. Therefore, the memory resume logic 130 may emulate a software routine that initializes the memory control logic 135. The routine emulated may be a subset of the BIOS routine used at boot when the memory is first initialized or when

another low power state is exited (e.g., the ACPI S3 state).

Since the memory resume logic 130 itself sequences through the series of initialization commands, interaction is not required from the processor 140 or the memory subsystem 160. Advantageously, this transparency allows complex
5 initializations to be performed at a time when the memory subsystem is unavailable. Moreover, since states such as ACPI S1 typically resume directly to the operating system 170 (which is stored in the memory subsystem 160), this transparency may be required as there may be no other opportunity for the processor 140 to execute a code sequence prior to needing to access the memory subsystem 160.

10 For example, in a system which utilizes a Rambus™ memory subsystem, putting the memory subsystem in a nap state or a powerdown state requires that certain initialization operations be performed prior to the memory subsystem resuming normal operations and returning any data from memory. Thus, if a system enters the ACPI S1 state and expects to exit by executing operating system code, the memory subsystem 160
15 will be unavailable to retrieve that operating system code. Thus, the intervention of hardware memory resume logic 130 may allow the ACPI S1 state to be used in a system with a Rambus™ memory subsystem.

Details of the initialization operations performed in block 230 for one embodiment are shown in the flow diagram of Figure 3. In block 300, the memory
20 interface control logic is initialized by the memory resume logic 130. In the embodiment of Figure 1, the memory interface control logic is the memory control logic 135. In embodiments utilizing a Rambus™ memory subsystem, the memory control logic 135 may be a Rambus ASIC Cell (RAC) which may be initialized according to Rambus

specifications (e.g., execute a RAC initialization operation and set control register values as needed). These operations are performed well after the appropriate clocks are running and stable. In block 310, the memory resume logic 130 sends a clock synchronization command and the system waits for memory subsystem clocks to synchronize. For example, the system may wait for the Direct Rambus Clock Generator (DRCG) to lock to the Clock To Memory (CTM) clock.

As indicated in block 320, the memory resume logic 130 sends a command to set a current control register to a predetermined value. For example, the current control register may be set to a midpoint value. A midpoint value may be appropriate since a low power state is being exited and complete re-calibration may be needed. The midpoint value advantageously limits the maximum number of adjustments that may need be made (maximum of one-half the total range in either up or down directions). As indicated in block 330, memory core initialization operations may then be performed. These may include a series of pre-charge and refresh operations as needed to restore the memory subsystem to normal operation.

Returning to Figure 2, the memory interface 110 sends a message to the ICH 180 after the sequence of initialization operations has been completed as indicated in block 232. This message indicates that the memory interface has completed initialization operations and is prepared to resume normal operations. Accordingly, the ICH 180 deasserts the stop clock signal on the signal line 186 to the processor 140 as indicated in block 234. Then, as indicated in block 240, normal operation resumes, and the operating system or other software can resume execution of code stored in the memory subsystem 160.

Thus, a method and apparatus for resuming operations from a low latency wake-up low power state is disclosed. While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that
5 this invention not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those ordinarily skilled in the art upon studying this disclosure.

42390.P8517

What is claimed is:

1. An apparatus comprising:

a processor;

an operating system to control a plurality of power management states, one of

said power management states being a low latency low power state;

a memory subsystem that requires initialization commands to exit a memory

low power state;

control logic to detect exiting of said low latency low power state and to

responsively generate a plurality of initialization commands to remove

said memory subsystem from said memory low power state prior to

allowing execution of the processor to resume.

2. The apparatus of claim 1 wherein said low latency low power state is a state from

which the apparatus resumes without executing BIOS routines.

3. The apparatus of claim 1 wherein the low latency low power state is an ACPI S1 state

and wherein said memory low power state is one of a nap state and a powerdown

state.

4. The apparatus of claim 1 wherein said control logic comprises:

low power state exit detection logic;

memory resume sequencing logic.

5. The apparatus of claim 4 wherein said memory resume sequencing logic is to receive an indication of exiting the low latency low power state from the low power state exit detection logic and is to allow deassertion of a stop clock signal after said plurality of initialization commands have been executed by the memory resume sequencing logic.

6. The apparatus of claim 5 wherein said memory resume sequencing logic is included in a memory interface and said low power state exit detection logic is included in an I/O control hub (ICH), said apparatus further comprising:

first messaging logic to transmit a low power state exit message to said memory interface;

second messaging logic to transmit an end of low power state exit message back to said ICH after said memory interface completes said plurality of initialization commands in response to said low power state exit message.

7. The apparatus of claim 1 wherein said plurality of initialization commands comprises:

initializing memory interface control logic;

waiting for a clock circuit to lock;

setting a current control register;

performing memory core initialization operations.

8. The apparatus of claim 7 wherein setting the current control register comprises setting the current control register to a midpoint value.

9. The apparatus of claim 7 wherein performing memory core initialization operations comprises performing a sequence of pre-charge and refresh operations.

10. An apparatus comprising:

messaging logic coupled to receive a low power state exit message;

memory system resume logic coupled to receive said low power state exit message from said messaging logic, said memory system resume logic to sequence through a plurality of initialization commands prior to generating a signal to cause a processor to exit a low power state.

11. The apparatus of claim 10 wherein said messaging logic is further to return an end of low power state exit message subsequent to completion of said plurality of initialization commands by said memory system resume logic.

12. The apparatus of claim 11 further comprising:

low power state exit detection logic to detect an exiting condition for one of a plurality of a low power states and to generate the low power state exit message.

13. The apparatus of claim 12 wherein the signal is a deassertion of a stop clock signal which is generated in response to said end of low power state exit message.

14. The apparatus of claim 13 wherein said low power state is an ACPI S1 state.

15. The apparatus of claim 10 wherein said plurality of initialization commands comprise:

- initializing memory interface control logic;
- waiting for a clock circuit to lock;
- setting a current control register;
- performing memory core initialization operations.

16. The apparatus of claim 15 wherein setting the current control register comprises setting the current control register to a midpoint value.

17. The apparatus of claim 15 wherein performing memory core initialization operations comprises performing a sequence of pre-charge and refresh operations.

18. A method comprising:

- detecting an event to cause an exit from a low latency low power state;
- initializing a memory subsystem transparently to an operating system;
- exiting the low latency low power state.

19. The method of claim 18 wherein initializing comprises:

- initializing memory interface control logic;
- waiting for a clock circuit to lock;

setting a current control register;

performing memory core initialization operations.

20. The method of claim 19 wherein setting the current control register comprises setting the current control register to a midpoint value.

21. The method of claim 19 wherein performing memory core initialization operations comprises performing a sequence of pre-charge and refresh operations.

22. The method of claim 18 wherein detecting comprises:

reading a bit set by BIOS upon entry into said low latency low power state;

sending a resume message from an I/O control hub to memory interface logic.

23. The method of claim 22, after initializing, further comprising:

returning a initialization complete message to the I/O control hub;

deasserting a stop clock signal.

24. The method of claim 18 wherein exiting the low latency low power state comprises

deasserting a stop clock signal to a processor.

25. The method of claim 18 further comprising:

detecting a low power state entry condition;

setting a bit to indicate to indicate the low latency low power state is selected

from a plurality of low power states.

42390.P8517

Abstract

A method and apparatus for resuming operations from a low latency wake-up low
5 power state. One embodiment provides a system including a processor, an operating
system, and a memory subsystem that requires initialization commands to exit a memory
low power state. Control logic detects exit from an operating system low latency low
power state and responsively generates a plurality of initialization commands to remove
the memory subsystem from the memory low power state prior to deasserting a stop
10 clock signal and allowing execution to resume.

The diagram illustrates a system architecture with the following components and connections:

- Processor 140**: Connected to the Memory Interface 110.
- Memory Interface 110**: Contains a **Memory Control 135** and a **Memory Resume 130** block. It is connected to the Processor 140, Graphics Engine 150, Clock & Power 106, Global SI Exit 108, Hub Interface 102, and Memory Subsystem 160.
- Graphics Engine 150**: Connected to the Memory Interface 110.
- Clock & Power 106**: Contains a **Global SI Exit 108** block. It is connected to the Memory Interface 110.
- Hub Interface 102**: Contains an **SI Messaging 125** block. It is connected to the Memory Interface 110 and the I/O Control Hub (ICH) 180.
- Memory Subsystem 160**: Contains an **Operating System 170** block. It is connected to the Memory Interface 110.
- I/O Control Hub (ICH) 180**: Contains **SI Exit Detect ~182** and **SI Messaging ~184** blocks. It is connected to the Hub Interface 102 and the BIOS 190.
- BIOS 190**: Labeled "BIOS - SETS POWER MODE BIT(S) 190". It is connected to the I/O Control Hub (ICH) 180.
- System Bus**: A dashed line labeled "120" runs horizontally across the top, connecting the Processor 140, Memory Interface 110, Graphics Engine 150, Clock & Power 106, and Memory Subsystem 160.
- Signal Lines**:
 - ~181**: Connects the Hub Interface 102 to the I/O Control Hub (ICH) 180.
 - ~186**: Connects the Memory Subsystem 160 to the I/O Control Hub (ICH) 180.
 - ~185**: Connects the I/O Control Hub (ICH) 180 to the BIOS 190.
 - STPCLK#**: A signal line from the I/O Control Hub (ICH) 180 to the Memory Subsystem 160.




FIG. 2



230
↓




FIG. 3

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION
(FOR INTEL CORPORATION PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

A METHOD AND APPARATUS FOR RESUMING OPERATIONS FROM A LOW LATENCY WAKE-UP LOW POWER STATE

the specification of which

XX is attached hereto.
_____ was filed on _____ as
United States Application Number _____
or PCT International Application Number _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority
Claimed

_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

_____ Application Number	_____ Filing Date
_____ Application Number	_____ Filing Date

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

_____ Application Number	_____ Filing Date	_____ Status -- patented, pending, abandoned
_____ Application Number	_____ Filing Date	_____ Status -- patented, pending, abandoned

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to Jeffrey S. Draeger, BLAKELY, SOKOLOFF, TAYLOR &
(Name of Attorney or Agent)
ZAFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 and direct
telephone calls to Jeffrey S. Draeger, (408) 720-8598.
(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Opher Kahn

Inventor's Signature _____ Date _____

Residence Haifa, Israel Citizenship Israel and United States
(City, State) (Country)

Post Office Address 56A Deyna Street
Haifa, Israel

Full Name of Second/Joint Inventor Doron Orenstein

Inventor's Signature _____ Date _____

Residence Haifa, Israel Citizenship _____
(City, State) (Country)

Post Office Address 12 Igai-Alon Street
Haifa, Israel

Full Name of Third/Joint Inventor _____

Inventor's Signature _____ Date _____

Residence _____ Citizenship _____
(City, State) (Country)

Post Office Address _____

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. P44,587; Thomas M. Coester, Reg. No. 39,637; Stephen M. De Klerk, under 37 C.F.R. § 10.9(b); Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; William W. Kidd, Reg. No. 31,772; Erica W. Kuo, Reg. No. 42,775; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. No. 42,004; Lisa A. Norris, Reg. No. P44,976; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Kimberley G. Nobles, Reg. No. 38,255; Daniel E. Ovanezian, Reg. No. 41,236; Babak Redjaian, Reg. No. 42,096; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; George G. C. Tseng, Reg. No. 41,355; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Charles T. J. Weigell, Reg. No. 43,398; Kirk D. Williams, Reg. No. 42,229; James M. Wu, Reg. No. P45,241; Steven D. Yates, Reg. No. 42,242; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Andrew C. Chen, Reg. No. 43,544; Justin M. Dillon, Reg. No. 42,486; Paramita Ghosh, Reg. No. 42,806; and Sang Hui Kim, Reg. No. 40,450; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,973; Sean Fitzgerald, Reg. No. 32,027; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells, Reg. No. P43,256; Peter Lam, Reg. No. P44,855; and Gene I. Su, Reg. No. 45,140; my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
 - (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.